Data Structures | |
struct | XMpmc_Config |
struct | XMpmc_Stats |
struct | XMpmc |
Indexes for the different ports in MPMC. | |
#define | XMPMC_PM_PORT0 |
#define | XMPMC_PM_PORT1 |
#define | XMPMC_PM_PORT2 |
#define | XMPMC_PM_PORT3 |
#define | XMPMC_PM_PORT4 |
#define | XMPMC_PM_PORT5 |
#define | XMPMC_PM_PORT6 |
#define | XMPMC_PM_PORT7 |
Functions | |
int | XMpmc_CfgInitialize (XMpmc *InstancePtr, XMpmc_Config *ConfigPtr, u32 EffectiveAddr) |
void | XMpmc_EnableEcc (XMpmc *InstancePtr) |
void | XMpmc_DisableEcc (XMpmc *InstancePtr) |
void | XMpmc_SetControlEcc (XMpmc *InstancePtr, u32 Control) |
u32 | XMpmc_GetControlEcc (XMpmc *InstancePtr) |
u32 | XMpmc_GetStatusEcc (XMpmc *InstancePtr) |
void | XMpmc_ClearStatusEcc (XMpmc *InstancePtr) |
void | XMpmc_EnablePm (XMpmc *InstancePtr, u32 Mask) |
void | XMpmc_DisablePm (XMpmc *InstancePtr, u32 Mask) |
void | XMpmc_ClearDataBinPm (XMpmc *InstancePtr, u32 Mask) |
u32 | XMpmc_GetStatusPm (XMpmc *InstancePtr) |
void | XMpmc_ClearStatusPm (XMpmc *InstancePtr, u32 Mask) |
Xuint64 | XMpmc_GetGlobalCycleCountPm (XMpmc *InstancePtr) |
Xuint64 | XMpmc_GetDeadCycleCountPm (XMpmc *InstancePtr, u8 PortNum) |
Xuint64 | XMpmc_GetDataBinCountPm (XMpmc *InstancePtr, u8 PortNum, u8 Qualifier, u8 AccessType, u8 BinNumber) |
void | XMpmc_SetStaticPhyReg (XMpmc *InstancePtr, u32 Data) |
u32 | XMpmc_GetStaticPhyReg (XMpmc *InstancePtr) |
XMpmc_Config * | XMpmc_LookupConfig (u16 DeviceId) |
void | XMpmc_GetStatsEcc (XMpmc *InstancePtr, XMpmc_Stats *StatsPtr) |
void | XMpmc_ClearStatsEcc (XMpmc *InstancePtr) |
int | XMpmc_SelfTest (XMpmc *InstancePtr) |
void | XMpmc_IntrGlobalEnable (XMpmc *InstancePtr) |
void | XMpmc_IntrGlobalDisable (XMpmc *InstancePtr) |
void | XMpmc_IntrEnable (XMpmc *InstancePtr, u32 Mask) |
void | XMpmc_IntrDisable (XMpmc *InstancePtr, u32 Mask) |
void | XMpmc_IntrClear (XMpmc *InstancePtr, u32 Mask) |
u32 | XMpmc_IntrGetEnabled (XMpmc *InstancePtr) |
u32 | XMpmc_IntrGetStatus (XMpmc *InstancePtr) |
|
Port 0 |
|
Port 1 |
|
Port 2 |
|
Port 3 |
|
Port 4 |
|
Port 5 |
|
Port 6 |
|
Port 7 |
|
This function initializes a specific XMpmc instance.
|
|
Clear the Performance Monitoring Data Bins for the specified ports.
|
|
Clear the statistics of the MPMC device including the Single Error Count, Double Error Count, and Parity Field Error Count. The counts are all contained in registers of the MPMC device.
|
|
Clear the ECC Status Register contents of the MPMC device. This function can be used to clear errors in the status that have been processed.
|
|
Clears the Performance Monitoring Data Bin Clear Status for the specified bins.
|
|
Disable the ECC mode for both read and write operations in the MPMC device.
|
|
Disable the Performance Monitoring for the specified ports.
|
|
Enable the ECC mode for both read and write operations in the MPMC device.
|
|
Enable the Performance Monitoring for the specified ports.
|
|
Get the ECC Control Register contents of the MPMC device. This function can be used to determine which features are enabled in the device.
|
|
Get the Performance Monitoring Data for the specified bin.
|
|
Get the Performance Monitoring Dead Cycle Count for the specified port.
|
|
Get the Performance Monitoring Global Cycle Count.
|
|
Get the Static Phy Interface Register contents of the MPMC device.
|
|
Get the statistics of the MPMC device including the Single Error Count, Double Error Count, Parity Field Error Count and the address where the last error was detected in the memory. The counts are all contained in registers of the MPMC device.
|
|
Get the ECC Status Register contents of the MPMC device. This function can be used to determine which errors have occurred for ECC mode.
|
|
Get the Performance Monitoring Data Bin Clear Status.
|
|
Clear pending interrupts with the provided mask. An interrupt must be cleared after software has serviced it or it can cause another interrupt.
|
|
Disable ECC interrupts so that ECC errors will not cause an interrupt.
|
|
Enable ECC interrupts so that specific ECC errors will cause an interrupt. The function XMpmc_IntrGlobalEnable must also be called to enable any interrupt to occur.
|
|
Returns the interrupt enable mask as set by XMpmc_IntrEnable() which indicates which ECC interrupts are enabled or disabled.
|
|
Returns the status of interrupts which indicates which ECC interrupts are pending.
|
|
Disable the core's interrupt output signal. Interrupts enabled through XMpmc_IntrEnable() will not occur until the global enable bit is set by XMpmc_IntrGlobalEnable(). This function is designed to allow all interrupts to be disabled easily for entering a critical section.
|
|
Enable the core's interrupt output signal. Interrupts enabled through XMpmc_IntrEnable() will not occur until the global enable bit is set by this function. This function is designed to allow all interrupts to be enabled easily for exiting a critical section.
|
|
Looks up the device configuration based on the unique device ID. A table contains the configuration info for each device in the system.
|
|
Perform a self-test on the MPMC device. Self-test will read, write and verify that some of the registers of the device are functioning correctly. This function will restore the state of the device to state it was in prior to the function call.
|
|
Set the ECC Control Register of the MPMC device to the specified value. This function can be used to individually enable/disable read or write ECC and force specific types of ECC errors to occur.
|
|
Set the Static Phy Interface Register of the MPMC device to the specified value.
|
Copyright © 1995-2009 Xilinx, Inc. All rights reserved.