

## Introduction

This document provides the design specification for the MicroBlaze™ Debug Module (MDM) which enables JTAG-based debugging of one or more MicroBlaze processors.

## Features

- Support for JTAG-based software debug tools
- Support for debugging up to eight MicroBlaze processors (version 7 and higher)
- Support for synchronized control of multiple MicroBlaze processors
- Support for a JTAG-based UART with a configurable AXI4-Lite or PLBv46 interface
- Based on Boundary Scan (BSCAN) logic in Xilinx® FPGAs
- Supports connection to the ChipScope™ Pro ICON core through BSCAN signals

LogiCORE™ IP Facts				
Core Specifics				
Supported Device Family	Spartan®-3, Spartan-3E, Spartan-3A/3A DSP, Automotive Spartan-3/-3A/3A DSP/ 3E, Spartan-6, Virtex®, 4, Virtex-4Q, Virtex-4QV, Virtex-5, Virtex-5 FX, Virtex-6, Virtex-6CX <sup>(1)</sup>			
Resources Used	I/O	LUTs	FFs	Block RAMs
	N/A	4	N/A	N/A
Provided with Core				
Documentation	Product Specification			
Design File Formats	VHDL			
Constraints File	N/A			
Verification	N/A			
Instantiation Template	N/A			
Design Tool Requirements				
Xilinx Implementation Tools	ISE® 13.1			
Verification	N/A			
Simulation	Mentor Graphics ModelSim 6.6d			
Synthesis	XST			
Support				
Provided by Xilinx, Inc.				

### Notes:

1. S6 and V6 are the only device families that support the AXI4-Lite interface.


## Overview

The MicroBlaze Debug Module (MDM):

- Enables JTAG-based debugging of one or more MicroBlaze processors.
- Instantiates one BSCAN primitive. In devices that contain more than one BSCAN primitive, MDM uses the USER2 BSCAN by default.
- Includes a UART with a configurable slave bus interface which can be configured for either an AXI4-Lite interconnect or a PLBv46 bus.

The UART TX and RX signals are transmitted over the FPGA JTAG port to and from the Xilinx Microprocessor Debug (XMD) tool. The UART behaves in a manner similar to the LogiCORE IP AXI (UART) Lite core.

The block diagram of the module is shown in [Figure 1](#):



*Figure 1: Microblaze Debug Module (MDM) Block Diagram*

## MDM I/O Signals

The I/O signals for the MicroBlaze Debug Module (MDM) are listed and described in [Table 1](#).

**Table 1: MDM I/O Signals**

Signal Name	Interface	I/O	Initial State	Description
<b>System Signals</b>				
Interrupt		O	0	Interrupt from UART
Debug_SYS_Rst		O	0	Debug system reset
Ext_BRK		O	0	External break
Ext_NM_BRK		O	0	External non-maskable break
<b>PLB Interface Signals</b>				
SPLB_Clk	SPLB	I	-	PLB clock
SPLB_Rst	SPLB	I	-	PLB reset
PLB_ABus[0:31]	SPLB	I	-	PLB address bus
PLB_UABus[0:31]	SPLB	I	-	PLB upper address bus
PLB_PAVali	SPLB	I	-	PLB primary address valid
PLB_SAVali	SPLB	I	-	PLB secondary address valid
PLB_rdPrim	SPLB	I	-	PLB secondary to primary read request indicator
PLB_wrPrim	SPLB	I	-	PLB secondary to primary write request indicator
PLB_MasterID[0:C_SPLB_MID_WIDTH-1]	SPLB	I	-	PLB current master identifier
PLB_busLock	SPLB	I	-	PLB bus lock
PLB_abort	SPLB	I	-	PLB abort
PLB_RNW	SPLB	I	-	PLB read not write
PLB_BE[0:C_SPLB_DWIDTH/8 - 1]	SPLB	I	-	PLB byte enables
PLB_MSize[0:1]	SPLB	I	-	PLB data bus width indicator
PLB_size[0:3]	SPLB	I	-	PLB size of requested transfer
PLB_type[0:2]	SPLB	I	-	PLB transfer type
PLB_lockErr	SPLB	I	-	PLB lock error
PLB_wrDBus[0:C_SPLB_DWIDTH-1]	SPLB	I	-	PLB write data bus
PLB_wrBurst	SPLB	I	-	PLB burst write transfer
PLB_rdBurst	SPLB	I	-	PLB burst read transfer
PLB_wrPendReq	SPLB	I	-	PLB pending bus write request
PLB_rdPendReq	SPLB	I	-	PLB pending bus read request
PLB_wrPendPri[0:1]	SPLB	I	-	PLB pending write request priority
PLB_rdPendPri[0:1]	SPLB	I	-	PLB pending read request priority
PLB_reqPri[0:1]	SPLB	I	-	PLB current request priority
PLB_TAttribute[0:15]	SPLB	I	-	PLB transfer attribute
SI_addrAck	SPLB	O	-	Slave address acknowledge
SI_SSize[0:1]	SPLB	O	-	Slave data bus size

Table 1: MDM I/O Signals (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
SI_wait	SPLB	O	-	Slave wait
SI_rearbitrate	SPLB	O	-	Slave bus re-arbitrate
SI_wrDAck	SPLB	O	-	Slave write data acknowledge
SI_wrComp	SPLB	O	-	Slave write transfer complete
SI_wrBTerm	SPLB	O	-	Slave terminate write burst transfer
SI_rDBus[0:C_SPLB_DWIDTH-1]	SPLB	O	-	Slave read data bus
SI_rdWdAddr[0:3]	SPLB	O	-	Slave read word address
SI_rdAck	SPLB	O	-	Slave read data acknowledge
SI_rdComp	SPLB	O	-	Slave read transfer complete
SI_rdBTerm	SPLB	O	-	Slave terminate read burst transfer
SI_MBusy [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave busy
SI_MWErr [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave write error
SI_MrdErr [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave read error
SI_MIRQ [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Master interrupt request
<b>AXI4-Lite Interface Signals</b>				
S_AXI_ACLK	S_AXI	I	-	AXI Clock
S_AXI_ARESETN	S_AXI	I	-	AXI Reset, active low
S_AXI_AWADDR[C_S_AXI_ADDR_WIDTH-1:0]	S_AXI	I	-	Write Address
S_AXI_AWVALID	S_AXI	I	-	Write Address Valid
S_AXI_AWREADY	S_AXI	O	0	Write Address Ready
S_AXI_AWDATA[C_S_AXI_DATA_WIDTH-1:0]	S_AXI	I	-	Write Data
S_AXI_AWSTB[C_S_AXI_DATA_WIDTH/8-1:0]	S_AXI	I	-	Write Stobes
S_AXI_WVALID	S_AXI	I	-	Write Valid
S_AXI_WREADY	S_AXI	O	0	Write Ready
S_AXI_BRESP[1:0]	S_AXI	O	0	Write Response
S_AXI_BVALID	S_AXI	O	0	Write Response Valid
S_AXI_BREADY	S_AXI	I	-	Write Response Ready
S_AXI_ARADDR[C_S_AXI_ADDR_WIDTH-1:0]	S_AXI	I	-	Read Address
S_AXI_ARVALID	S_AXI	I	-	Read Address Valid
S_AXI_ARREADY	S_AXI	O	0	Read Address Ready
S_AXI_RRESP[1:0]	S_AXI	O	0	Read Response
S_AXI_RVALID	S_AXI	O	0	Read Valid
S_AXI_RREADY	S_AXI	I	-	Read Ready
<b>MicroBlaze Debug Interface Signals</b>				
Dbg_Clk_n	MBDEBUG_n	O	0	MicroBlaze Debug Clock

Table 1: MDM I/O Signals (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
Dbg_TDI_n	MBDEBUG_n	O	0	MicroBlaze Debug TDI
Dbg_TDO_n	MBDEBUG_n	I	-	MicroBlaze Debug TDO
Dbg_Reg_En_n	MBDEBUG_n	O	0	MicroBlaze Debug Register Enable
Dbg_Capture_n	MBDEBUG_n	O	0	MicroBlaze Debug Capture
Dbg_Shift_n	MBDEBUG_n	O	0	MicroBlaze Debug Shift
Dbg_Update_n	MBDEBUG_n	O	0	MicroBlaze Debug Update
Dbg_Rst_n	MBDEBUG_n	O	0	MicroBlaze Debug Reset
<b>MicroBlaze Trace Core Interface Signals</b>				
Ext_JTAG_DRCK	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_RESET	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_SEL	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_CAPTURE	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_SHIFT	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_UPDATE	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_TDI	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_TDO	XMTC	I	-	Connection to MicroBlaze Trace Core
<b>Chipscope ICON Interface Signals</b>				
bscan_tdi	ICON	O	0	Connection to Chipscope ICON core
bscan_reset	ICON	O	0	Connection to Chipscope ICON core
bscan_shift	ICON	O	0	Connection to Chipscope ICON core
bscan_update	ICON	O	0	Connection to Chipscope ICON core
bscan_capture	ICON	O	0	Connection to Chipscope ICON core
bscan_sel1	ICON	O	0	Connection to Chipscope ICON core
bscan_drck1	ICON	O	0	Connection to Chipscope ICON core
bscan_tdo1	ICON	I	-	Connection to Chipscope ICON core

## MDM Design Parameters

Table 2 lists and describes the features that can be parameterized in MDM.

Table 2: MDM Design Parameters

Feature / Description	Parameter Name	Allowable Values	Default Value	VHDL Type
<b>System Parameters</b>				
Target FPGA family	C_FAMILY	spartan3, aspartan3, spartan3e, aspartan3e, spartan3a, aspartan3a, spartan3adsp, aspartan3adsp, spartan6, virtex4, qrvirtex4, qvirtex4, virtex5, virtex5fx, virtex6, virtex6cx	virtex5	string
<b>Debug Parameters</b>				
Number of MicroBlaze debug ports	C_MB_DBG_PORTS	0-8	1	integer
Position in the FPGA JTAG chain	C_JTAG_CHAIN	1 = USER1 2 = USER2 3 = USER3 4 = USER4	2	integer
<b>UART Parameters</b>				
Enables the UART interface	C_USE_UART	0,1	1	integer
Selects the bus interface for the UART	C_INTERCONNECT	1 = PLBv46, 2 = AXI	1	integer
UART Base Address	C_BASEADDR	Valid Address <sup>(1)</sup>	None <sup>(1)</sup>	std_logic_vector
UART High Address	C_HIGHADDR	Valid Address <sup>(1)</sup>	None <sup>(1)</sup>	std_logic_vector
<b>PLB Parameters</b>				
PLB address width	C_SPLB_AWIDTH	32	32	integer
PLB data width	C_SPLB_DWIDTH	32	32	integer
Selects point-to-point or shared PLB topology	C_SPLB_P2P	0 = Shared Bus Topology 1 = Point-to-Point Bus Topology	0	integer
PLB MAster ID Bus Width	C_SPLB_MID_WIDTH	log <sub>2</sub> (C_SPLB_NUM_MASTERS) with a minimum value of 1	1	integer
Number of PLB Masters	C_SPLB_NUM_MASTERS	1-16	1	integer
Width of the Slave Data Bus	C_SPLB_NATIVE_WIDTH	32	32	integer
Selects the transactions as being single beat or burst	C_SPLB_SUPPORT_BURSTS	0 = Supports only single beat transactions	0	integer
<b>AXI4-Lite Parameters</b>				
AXI Address Bus Width	C_S_AXI_ADDR_WIDTH	32	32	integer
AXI Data Bus Width	C_S_AXI_DATA_WIDTH	32	32	integer

1. The range specified by C\_BASEADDR and C\_HIGHADDR must be sized and aligned to some power of 2, 2<sup>n</sup>. Then, the least n significant bits of C\_BASEADDR are zero. This range needs to encompass the addresses needed by the MDM UART registers.

In addition to the parameters listed in this table, there are also parameters that are inferred for each AXI interface in the EDK tools. Through the design, these EDK-inferred parameters control the behavior of the AXI Interconnect. For a complete list of the interconnect settings related to the AXI interface, see DS768, *AXI Interconnect IP Data Sheet*.

## Allowable Parameter Combinations

There are no restrictions on parameter combinations for this core.

## Parameter-Port Dependencies

The core has no parameter-port dependencies.

## MDM Registers

The MDM registers are listed and described in [Table 3](#).

Table 3: MDM Registers

Register Name	Size (bits)	Address Offset	Initial State	Description
Rx_FIFO	C_UART_WIDTH	0	0	JTAG UART receive data
Tx_FIFO	C_UART_WIDTH	4	0	JTAG UART transmit data
Status_reg	8	8	0x04	Read only bit 7 rx_Data_Present bit 6 rx_Buffer_Full bit 5 tx_Buffer_Empty bit 4 tx_Buffer_Full bit 3 enable_interrupts
Ctrl_reg	8	C	0x03	Write only bit 3 enable_interrupts bit 5 Clear Ext BRK signal bit 6 Reset_RX_FIFO bit 7 Reset_TX_FIFO

## MDM Interrupts

If the interrupt enable register bit in the control register is set, the UART raises the interrupt signal in the cycle when the TX FIFO goes empty, or in every cycle where the RX FIFO has data available.

## Design Implementation

### Target Technology

The target technology is an FPGA listed in the [Supported Device Family](#) field of the LogiCORE IP Facts Table.

### Device Utilization and Performance Benchmarks

Not available.

## Specification Exceptions

When programming a System Ace device, the MDM clock must be at least twice as fast as the System Ace™ tool controller clock for the ELF file to load correctly.

## Reference Documents

The MDM core is intended to be used with the EDK XMD tool. For more information on how to debug using MDM and XMD, see the [Embedded System Tools Reference Manual](#).

## Revision History

The following table shows the revision history for this document:

Date	Version	Revision
09/21/2010	2.0	Initial Xilinx release for MDM v2.00.a with AXI4-Lite interface.
03/01/2010	2.1	Xilinx release for MDM v2.00.b with AXI4-Lite interface.

## Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.