MODIFICATION HISTORY:
Ver Who Date Changes ----- ---- -------- ------------------------------------------------------- 1.00b rpm 04/25/02 First release 1.00b rpm 07/07/03 Removed references to XUartLite_mGetControlReg macro since the control register is write-only 1.12a mta 03/21/07 Updated to new coding style 1.13a sv 01/21/08 Updated driver to support access through DCR bus
Defines | |
#define | XUartLite_mWriteReg(BaseAddress, RegOffset, Data) |
#define | XUartLite_mReadReg(BaseAddress, RegOffset) |
#define | XUartLite_mSetControlReg(BaseAddress, Mask) |
#define | XUartLite_mGetStatusReg(BaseAddress) |
#define | XUartLite_mIsReceiveEmpty(BaseAddress) |
#define | XUartLite_mIsTransmitFull(BaseAddress) |
#define | XUartLite_mIsIntrEnabled(BaseAddress) |
#define | XUartLite_mEnableIntr(BaseAddress) |
#define | XUartLite_mDisableIntr(BaseAddress) |
Functions | |
void | XUartLite_SendByte (u32 BaseAddress, u8 Data) |
u8 | XUartLite_RecvByte (u32 BaseAddress) |
|
Disable the device interrupt. We cannot read the control register, so we just clear all bits. Since the only other ones are the FIFO reset bits, this works without side effects.
|
|
Enable the device interrupt. We cannot read the control register, so we just write the enable interrupt bit and clear all others. Since the only other ones are the FIFO reset bits, this works without side effects.
|
|
Get the contents of the status register. Use the XUL_SR_* constants defined above to interpret the bit-mask returned.
|
|
Check to see if the interrupt is enabled.
|
|
Check to see if the receiver has data.
|
|
Check to see if the transmitter is full.
|
|
Read a value from a UartLite register. A 32 bit read is performed.
|
|
Set the contents of the control register. Use the XUL_CR_* constants defined above to create the bit-mask to be written to the register.
|
|
Write a value to a UartLite register. A 32 bit write is performed.
|
|
This functions receives a single byte using the UART. It is blocking in that it waits for the receiver to become non-empty before it reads from the receive register.
|
|
This functions sends a single byte using the UART. It is blocking in that it waits for the transmitter to become non-full before it writes the byte to the transmit register.
|
Copyright © 1995-2009 Xilinx, Inc. All rights reserved.